=======================================================================
Expedition PCB - Pinnacle - Version 2009.0.369.456
=======================================================================

Job Directory:        D:\Job\compulab\FM-LAN 2.0\PCB\

Design Status Report: D:\Job\compulab\FM-LAN 2.0\PCB\LogFiles\DesignStatus_00.txt

Wed Jul 12 11:45:54 2017

=======================================================================
DESIGN STATUS
=======================================================================
Board Size Extents  ............ 97.48 X 48.22 (mm)
Route Border Extents  .......... 96.48 X 47.22 (mm)
Actual Board Area  ............. 3,465.088 (mm)
Actual Route Area  ............. 3,309.518 (mm)

Placement Areas: Name            Available         Required          Required/Available
                 Entire Board    6,930.177 Sq. (mm)2,422.091 Sq. (mm)34.95 %

Pins  .......................... 454
Pins per Route Area  ........... .137 Pins/Sq. (mm)

Layers  ........................ 6
    Layer 1 is a signal layer
        Trace Widths  .......... .127, .14, .203, .305
    Layer 2 is a signal layer
        Trace Widths  .......... None.
    Layer 3 is a signal layer
        Trace Widths  .......... .145
    Layer 4 is a signal layer
        Trace Widths  .......... None.
    Layer 5 is a signal layer
        Trace Widths  .......... None.
    Layer 6 is a signal layer
        Trace Widths  .......... .127, .14, .305

Nets  .......................... 90
Connections  ................... 214
Open Connections  .............. 117
Differential Pairs  ............ 10
Differential Pair Names:   LAN0_MDIN0   LAN0_MDIP0
                           LAN0_MDIN1   LAN0_MDIP1
                           LAN0_MDIN2   LAN0_MDIP2
                           LAN0_MDIN3   LAN0_MDIP3
                           LAN1_MDIN0   LAN1_MDIP0
                           LAN1_MDIN1   LAN1_MDIP1
                           LAN1_MDIN2   LAN1_MDIP2
                           LAN1_MDIN3   LAN1_MDIP3
                           PCIE_LAN0_STXN   PCIE_LAN0_STXP
                           PCIE_LAN1_STXN   PCIE_LAN1_STXP
                           
Percent Routed  ................ 45.33 %

Netline Length  ................ 2,160.613 (mm)
Netline Manhattan Length  ...... 2,829.146 (mm)
Total Trace Length  ............ 410.568 (mm)

Trace Widths Used (mm)  ........ .127, .14, .145, .203, .305
Vias  .......................... 86
Via Span  Name                   Quantity
   1-6    via20rd10_VPPS         18
          via20rd10              68

Teardrops....................... 0
    Pad Teardrops............... 0
    Trace Teardrops............. 0
    Custom Teardrops............ 0
Breakouts....................... 0

Virtual Pins.................... 0
Guide Pins ..................... 0

Parts Placed  .................. 89
    Parts Mounted on Top  ...... 47
        SMD  ................... 35
        Through  ............... 1
        Test Points  ........... 0
        Mechanical  ............ 11
    Parts Mounted on Bottom  ... 41
        SMD  ................... 41
        Through  ............... 0
        Test Points  ........... 0
        Mechanical  ............ 0
    Embedded Components ........ 0
        Capacitors ............. 0
        Resistors .............. 0
    RF Shapes .................. 0

    Edge Connector Parts  ...... 1

Parts not Placed  .............. 20

Nested Cells  .................. 1
    U49-MO-229VCED-2
        Mechanical-PAD_60x55

Jumpers  ....................... 0

Through Holes  ................. 124
    Holes per Board Area  ...... .036 Holes/Sq. (mm)
Mounting Holes  ................ 7

Wirebonds
    Bondpads ................... 0
    Bond Wires ................. 0