=======================================================================
xPCB Layout - Version 116.0.506.6099
=======================================================================

Job Directory:        D:\job\Compulab\FC-4USB-v. 1.0\PCB\

Design Status Report: D:\job\Compulab\FC-4USB-v. 1.0\PCB\LogFiles\DesignStatus_02.txt

Mon Sep 11 14:35:12 2017

=======================================================================
DESIGN STATUS
=======================================================================
Board Size Extents  ............ 97.48 X 48.22 (mm)
Route Border Extents  .......... 96.48 X 47.22 (mm)
Actual Board Area  ............. 3,465.34 (mm)
Actual Route Area  ............. 3,309.52 (mm)

Placement Areas: Name            Available         Required          Required/Available
                 Entire Board    6,930.69 Sq. (mm) 1,236.21 Sq. (mm) 17.84 %

Pins  .......................... 422
Pins per Route Area  ........... .13 Pins/Sq. (mm)

Layers  ........................ 6
    Layer 1 is a signal layer
        Trace Widths  .......... .11
    Layer 2 is a Positive Plane Layer with nets
        GND
        Trace Widths  .......... None.
    Layer 3 is a signal layer
        Trace Widths  .......... None.
    Layer 4 is a signal layer
        Trace Widths  .......... None.
    Layer 5 is a Positive Plane Layer with nets
        3V3_S5
        Trace Widths  .......... None.
    Layer 6 is a signal layer
        Trace Widths  .......... .13

Nets  .......................... 89
Connections  ................... 40
Open Connections  .............. 30
Differential Pairs  ............ 16
Differential Pair Names:   LAN0_MDIN0   LAN0_MDIP0
                           LAN0_MDIN1   LAN0_MDIP1
                           LAN0_MDIN2   LAN0_MDIP2
                           LAN0_MDIN3   LAN0_MDIP3
                           LAN1_MDIN0   LAN1_MDIP0
                           LAN1_MDIN1   LAN1_MDIP1
                           LAN1_MDIN2   LAN1_MDIP2
                           LAN1_MDIN3   LAN1_MDIP3
                           PCIE_LAN0_STXN   PCIE_LAN0_STXP
                           PCIE_LAN1_STXN   PCIE_LAN1_STXP
                           PCIE_REFCLK0_DN   PCIE_REFCLK0_DP
                           PCIE_REFCLK3_DN   PCIE_REFCLK3_DP
                           PCIE_RXN0_NGFF   PCIE_RXP0_NGFF
                           PCIE_RXN3_NGFF   PCIE_RXP3_NGFF
                           PCIE_TXN0_NGFF   PCIE_TXP0_NGFF
                           PCIE_TXN3_NGFF   PCIE_TXP3_NGFF
                           
Percent Routed  ................ 25.00 %

Netline Length  ................ 33.12 (mm)
Netline Manhattan Length  ...... 35.05 (mm)
Total Trace Length  ............ 1.7 (mm)

Trace Widths Used (mm)  ........ .11, .13
Vias  .......................... 0

Teardrops....................... 0
    Pad Teardrops............... 0
    Trace Teardrops............. 0
    Custom Teardrops............ 0
Tracedrops...................... 0

Virtual Pins.................... 0
Guide Pins ..................... 0

Parts Placed  .................. 21
    Parts Mounted on Top  ...... 20
        SMD  ................... 8
        Through  ............... 1
        Test Points  ........... 0
        Mechanical  ............ 11
    Parts Mounted on Bottom  ... 0
        SMD  ................... 0
        Through  ............... 0
        Test Points  ........... 0
        Mechanical  ............ 0
    Embedded Components ........ 0
        Capacitors ............. 0
        Resistors .............. 0
    RF Shapes .................. 0

    Edge Connector Parts  ...... 1

Parts not Placed  .............. 86

Nested Cells  .................. 1
    U49-MO-229VCED-2
        Mechanical-PAD_60x55

Jumpers  ....................... 0

Through Holes  ................. 38
    Holes per Board Area  ...... .01 Holes/Sq. (mm)
Mounting Holes  ................ 7

Wirebonds
    Bondpads ................... 0
    Bond Wires ................. 0