=======================================================================
xPCB Layout - Version 116.0.506.6156
=======================================================================

Job Directory:        D:\Compulab VX.2\FT-DPHDMI\PCB\

Design Status Report: D:\Compulab VX.2\FT-DPHDMI\PCB\LogFiles\DesignStatus_15.txt

Mon Sep 23 14:34:22 2019

=======================================================================
DESIGN STATUS
=======================================================================
Board Size Extents  ............ 44.4 X 33.76 (mm)
Route Border Extents  .......... 43.4 X 32.76 (mm)
Actual Board Area  ............. 1,432.49 (mm)
Actual Route Area  ............. 1,356.46 (mm)

Placement Areas: Name            Available         Required          Required/Available
                 Entire Board    2,864.97 Sq. (mm) 910.34 Sq. (mm)   31.77 %

Pins  .......................... 347
Pins per Route Area  ........... 0.26 Pins/Sq. (mm)

Layers  ........................ 4
    Layer 1 is a signal layer
        Trace Widths  .......... 0.12, 0.12, 0.2, 0.28, 0.3, 0.36
    Layer 2 is a Positive Plane Layer with nets
        GND
        Trace Widths  .......... None.
    Layer 3 is a Positive Plane Layer with nets
        GND
        Trace Widths  .......... None.
    Layer 4 is a signal layer
        Trace Widths  .......... 0.12, 0.12, 0.2, 0.36

Nets  .......................... 83
Connections  ................... 246
Open Connections  .............. 0
Differential Pairs  ............ 28
Differential Pair Names:   AUXN_DATA_BM2   AUXP_CLK_BM2
                           AUXN_DATA_BM3   AUXP_CLK_BM3
                           AUXN_DATA_BM3_LS   AUXP_CLK_BM3_LS
                           DDI2_TX0N   DDI2_TX0P
                           DDI2_TX0N_C   DDI2_TX0P_C
                           DDI2_TX0N_CF   DDI2_TX0P_CF
                           DDI2_TX1N   DDI2_TX1P
                           DDI2_TX1N_C   DDI2_TX1P_C
                           DDI2_TX1N_CF   DDI2_TX1P_CF
                           DDI2_TX2N   DDI2_TX2P
                           DDI2_TX2N_C   DDI2_TX2P_C
                           DDI2_TX2N_CF   DDI2_TX2P_CF
                           DDI2_TX3N   DDI2_TX3P
                           DDI2_TX3N_C   DDI2_TX3P_C
                           DDI2_TX3N_CF   DDI2_TX3P_CF
                           DDI3_TX0N   DDI3_TX0P
                           DDI3_TX0N_C   DDI3_TX0P_C
                           DDI3_TX0N_CF   DDI3_TX0P_CF
                           DDI3_TX1N   DDI3_TX1P
                           DDI3_TX1N_C   DDI3_TX1P_C
                           DDI3_TX1N_CF   DDI3_TX1P_CF
                           DDI3_TX2N   DDI3_TX2P
                           DDI3_TX2N_C   DDI3_TX2P_C
                           DDI3_TX2N_CF   DDI3_TX2P_CF
                           DDI3_TX3N   DDI3_TX3P
                           DDI3_TX3N_C   DDI3_TX3P_C
                           DDI3_TX3N_CF   DDI3_TX3P_CF
                           USB2_2N   USB2_2P
                           
Percent Routed  ................ 100.00 %

Netline Length  ................ 0 (mm)
Netline Manhattan Length  ...... 0 (mm)
Total Trace Length  ............ 1,085.3 (mm)

Trace Widths Used (mm)  ........ 0.12, 0.12, 0.2, 0.28, 0.3, 0.36
Vias  .......................... 182
Via Span  Name                   Quantity
   1-4    VIA8_pad18             70
          via20rd10              112

Teardrops....................... 0
    Pad Teardrops............... 0
    Trace Teardrops............. 0
    Custom Teardrops............ 0
Tracedrops...................... 0

Virtual Pins.................... 0
Guide Pins ..................... 0

Parts Placed  .................. 90
    Parts Mounted on Top  ...... 90
        SMD  ................... 78
        Through  ............... 2
        Test Points  ........... 0
        Mechanical  ............ 10
    Parts Mounted on Bottom  ... 0
        SMD  ................... 0
        Through  ............... 0
        Test Points  ........... 0
        Mechanical  ............ 0
    Embedded Components ........ 0
        Capacitors ............. 0
        Resistors .............. 0
    RF Shapes .................. 0

    Edge Connector Parts  ...... 0

Parts not Placed  .............. 0

Nested Cells  .................. 0

Jumpers  ....................... 0

Through Holes  ................. 195
    Holes per Board Area  ...... 0.14 Holes/Sq. (mm)
Mounting Holes  ................ 5

Wirebonds
    Bondpads ................... 0
    Bond Wires ................. 0