=======================================================================
xPCB Layout - Version 116.0.506.6156
=======================================================================

Job Directory:        E:\Compulab VX.2\FT.HA-SER1\PCB\

Design Status Report: E:\Compulab VX.2\FT.HA-SER1\PCB\LogFiles\DesignStatus_05.txt

Sun Sep 27 09:13:23 2020

=======================================================================
DESIGN STATUS
=======================================================================
Board Size Extents  ............ 33.26 X 26.16 (mm)
Route Border Extents  .......... 32.26 X 25.16 (mm)
Actual Board Area  ............. 870.082 (mm)
Actual Route Area  ............. 811.662 (mm)

Placement Areas: Name            Available         Required          Required/Available
                 Entire Board    1,740.163 Sq. (mm)737.574 Sq. (mm)  42.39 %

Pins  .......................... 217
Pins per Route Area  ........... 0.267 Pins/Sq. (mm)

Layers  ........................ 4
    Layer 1 is a signal layer
        Trace Widths  .......... 0.114, 0.2, 0.254, 0.305, 0.457, 0.508
    Layer 2 is a Positive Plane Layer with nets
        GND
        Trace Widths  .......... None.
    Layer 3 is a Positive Plane Layer with nets
        +3V3S
        +5VA
        Trace Widths  .......... None.
    Layer 4 is a signal layer
        Trace Widths  .......... 0.114, 0.305, 0.508

Nets  .......................... 48
Connections  ................... 127
Open Connections  .............. 0
Differential Pairs  ............ 1
Differential Pair Names:   USB2N   USB2P
                           
Percent Routed  ................ 100.00 %

Netline Length  ................ 0 (mm)
Netline Manhattan Length  ...... 0 (mm)
Total Trace Length  ............ 416.362 (mm)

Trace Widths Used (mm)  ........ 0.114, 0.2, 0.254, 0.305, 0.457, 0.508
Vias  .......................... 95
Via Span  Name                   Quantity
   1-4    VIA8_pad18_sm top,bott 1
          VIA8_pad18             94

Teardrops....................... 0
    Pad Teardrops............... 0
    Trace Teardrops............. 0
    Custom Teardrops............ 0
Tracedrops...................... 0

Virtual Pins.................... 0
Guide Pins ..................... 0

Parts Placed  .................. 48
    Parts Mounted on Top  ...... 30
        SMD  ................... 19
        Through  ............... 1
        Test Points  ........... 0
        Mechanical  ............ 10
    Parts Mounted on Bottom  ... 18
        SMD  ................... 18
        Through  ............... 0
        Test Points  ........... 0
        Mechanical  ............ 0
    Embedded Components ........ 0
        Capacitors ............. 0
        Resistors .............. 0
    RF Shapes .................. 0

    Edge Connector Parts  ...... 0

Parts not Placed  .............. 0

Nested Cells  .................. 0

Jumpers  ....................... 0

Through Holes  ................. 103
    Holes per Board Area  ...... 0.118 Holes/Sq. (mm)
Mounting Holes  ................ 6

Wirebonds
    Bondpads ................... 0
    Bond Wires ................. 0