=======================================================================
xPCB Layout - Version 116.0.506.6156
=======================================================================

Job Directory:        D:\Compulab VX.2\FT-DPmHDMI\PCB\

Design Status Report: D:\Compulab VX.2\FT-DPmHDMI\PCB\LogFiles\DesignStatus_00.txt

Mon Jan 27 10:55:33 2020

=======================================================================
DESIGN STATUS
=======================================================================
Board Size Extents  ............ 1.31 X 1.33 (in)
Route Border Extents  .......... 1.28 X 1.29 (in)
Actual Board Area  ............. 1.69 (in)
Actual Route Area  ............. 1.59 (in)

Placement Areas: Name            Available         Required          Required/Available
                 Entire Board    3.38 Sq. (in)     1.18 Sq. (in)     34.88 %

Pins  .......................... 347
Pins per Route Area  ........... 217.86 Pins/Sq. (in)

Layers  ........................ 4
    Layer 1 is a signal layer
        Trace Widths  .......... 4.6, 4.8, 8, 10, 11, 12, 14
    Layer 2 is a Positive Plane Layer with nets
        GND
        Trace Widths  .......... None.
    Layer 3 is a Positive Plane Layer with nets
        GND
        Trace Widths  .......... None.
    Layer 4 is a signal layer
        Trace Widths  .......... 4.6, 4.8, 8, 10, 14

Nets  .......................... 83
Connections  ................... 248
Open Connections  .............. 0
Differential Pairs  ............ 28
Differential Pair Names:   AUXN_DATA_BM2   AUXP_CLK_BM2
                           AUXN_DATA_BM3   AUXP_CLK_BM3
                           AUXN_DATA_BM3_LS   AUXP_CLK_BM3_LS
                           DDI2_TX0N   DDI2_TX0P
                           DDI2_TX0N_C   DDI2_TX0P_C
                           DDI2_TX0N_CF   DDI2_TX0P_CF
                           DDI2_TX1N   DDI2_TX1P
                           DDI2_TX1N_C   DDI2_TX1P_C
                           DDI2_TX1N_CF   DDI2_TX1P_CF
                           DDI2_TX2N   DDI2_TX2P
                           DDI2_TX2N_C   DDI2_TX2P_C
                           DDI2_TX2N_CF   DDI2_TX2P_CF
                           DDI2_TX3N   DDI2_TX3P
                           DDI2_TX3N_C   DDI2_TX3P_C
                           DDI2_TX3N_CF   DDI2_TX3P_CF
                           DDI3_TX0N   DDI3_TX0P
                           DDI3_TX0N_C   DDI3_TX0P_C
                           DDI3_TX0N_CF   DDI3_TX0P_CF
                           DDI3_TX1N   DDI3_TX1P
                           DDI3_TX1N_C   DDI3_TX1P_C
                           DDI3_TX1N_CF   DDI3_TX1P_CF
                           DDI3_TX2N   DDI3_TX2P
                           DDI3_TX2N_C   DDI3_TX2P_C
                           DDI3_TX2N_CF   DDI3_TX2P_CF
                           DDI3_TX3N   DDI3_TX3P
                           DDI3_TX3N_C   DDI3_TX3P_C
                           DDI3_TX3N_CF   DDI3_TX3P_CF
                           USB2_2N   USB2_2P
                           
Percent Routed  ................ 100.00 %

Netline Length  ................ 0 (in)
Netline Manhattan Length  ...... 0 (in)
Total Trace Length  ............ 39.22 (in)

Trace Widths Used (th)  ........ 4.6, 4.8, 8, 10, 11, 12, 14
Vias  .......................... 152
Via Span  Name                   Quantity
   1-4    VIA8_pad18             69
          via20rd10              83

Teardrops....................... 0
    Pad Teardrops............... 0
    Trace Teardrops............. 0
    Custom Teardrops............ 0
Tracedrops...................... 0

Virtual Pins.................... 0
Guide Pins ..................... 0

Parts Placed  .................. 90
    Parts Mounted on Top  ...... 62
        SMD  ................... 50
        Through  ............... 2
        Test Points  ........... 0
        Mechanical  ............ 10
    Parts Mounted on Bottom  ... 28
        SMD  ................... 28
        Through  ............... 0
        Test Points  ........... 0
        Mechanical  ............ 0
    Embedded Components ........ 0
        Capacitors ............. 0
        Resistors .............. 0
    RF Shapes .................. 0

    Edge Connector Parts  ...... 0

Parts not Placed  .............. 0

Nested Cells  .................. 0

Jumpers  ....................... 0

Through Holes  ................. 176
    Holes per Board Area  ...... 104.1 Holes/Sq. (in)
Mounting Holes  ................ 6

Wirebonds
    Bondpads ................... 0
    Bond Wires ................. 0